Deep submicron CMOS ICs capable of millimeter-wave frequency operation have been reported recently [1][2][3]. Potential applications for such silicon ICs include: Gb/s communication (e.g., 60 and 120GHz bands), long-range collision avoidance radar for automobiles (77 to 79GHz), and radio imaging (94GHz). Implementation of mm-wave transceivers in baseline CMOS technology is attractive because of the potential for both low cost in volume production and RF/baseband co-integration.
Deep submicron CMOS ICs capable of millimeter-wave frequency operation have been reported recently [1] [2] [3] . Potential applications for such silicon ICs include: Gb/s communication (e.g., 60 and 120GHz bands), long-range collision avoidance radar for automobiles (77 to 79GHz), and radio imaging (94GHz). Implementation of mm-wave transceivers in baseline CMOS technology is attractive because of the potential for both low cost in volume production and RF/baseband co-integration.
A mm-wave LO source should provide quadrature (I/Q) outputs to the RF transceiver with simple phase and amplitude tuneability, sufficient output swing to drive a mixer, and adequate spectral purity. Low power consumption is desired for portable applications especially if antenna arrays are used, as multiple LO generators may be needed. A low-power tripler provides the final LO in a transceiver via frequency multiplication. This paper describes a 60GHz-band (output) frequency tripler with I/Q outputs implemented in a production 90nm CMOS technology [4] . Differential quadrature outputs with high phase accuracy and low amplitude error are required for single-sideband frequency translation. Regenerative peaking reduces power consumption and optimizes the response of the 50Ω output buffer. The tripler can relax requirements on the design of the PLL synthesizer, as a fundamental (i.e., 60GHz) VCO and high-speed dividers, which may consume more power and compromise performance, are not required. It should be noted that the tripler operating frequency can be selected to fit the desired transceiver architecture and frequency plan [1] [2] [3] .
The tripler core consists of coupled self-oscillating identical gain stages that produce 60GHz quadrature differential output signals. Each gain stage consists of a tuned amplifier that incorporates a negative resistance cell to compensate for losses in the overall loop. Differential limiting amplifiers driven from the RF input via a single-stage polyphase filter, produce the 3 rd harmonic used for sub-harmonic injection locking of the coupled stages (see Fig. 26 .5.1). Quadrature signals derived from the input filter are refined in phase accuracy by close matching of components in the quadrature oscillator. The tripler can be injection locked over an 8GHz (measured) range at the output, thereby covering the entire 57-to-64GHz band while requiring a 0dBm single-ended RF input (50Ω) operating at 1/3 of the output frequency. The amplitude and phase error between I and Q output signals determined from simulation at 59.6GHz are 0.04dB and 0.4°, respectively, which corresponds to over 40dB sideband (i.e., image) rejection. Furthermore, the injected input signal is attenuated at the tripler output by the bandpass response of the circuit, while the 2 nd harmonic is suppressed by the extensive use of differential circuits throughout. Excess phase noise introduced by frequency multiplication is minimal, as the measured increase in phase noise of the tripled output with respect to the input source is close to the theoretical value of 20*log 10 (3)=9.5dB [5] .
Cross-coupled pair M1-M2 and differential input pair M3-M4 with cross-connected feedback resistors R1-R2 realize each gain cell as shown in Fig. 26 .5.2. Incorporating positive feedback around M1-M2 and M3-M4 (via R1-R2) increases the overall loop gain of the 2-stage ring oscillator with no penalty in power consumption. Feedback around M1 and M2 undamps the load tank formed by parasitic capacitances and symmetric inductor L1-L2, thereby increasing the stage gain. R1 and R2 load the input of each gain stage, which lowers the Q-factor of the two-stage oscillator, increasing its injection-locking range. Multiple oscillation modes are damped by selecting sufficiently large values for R1 and R2, which ensure reliable start-up of the 60GHz quadrature ring oscillator.
By controlling the gate bias voltage of limiting amplifier M5-M6, the strength of the 3 rd harmonic of the RF signal injected via M5 and M6 into the gain cell may be varied. The output buffer, also shown in Fig. 26 .5.2, consists of differential pairs M7-M8 and M9-M10 biased by current sources I1 (2mA) and I2 (4mA), respectively. Positive feedback via load transformers L3-L5 and L4-L6 increases the gain and signal driving capability of buffer M9-M10. However, the feedback is not strong enough to cause selfoscillation, which would narrow the injection locking range. Figure 26 .5.3 shows the plot of the relative phase change of the (simulated) output against the difference between the output frequency when locked (3f inj ) and the tripler's self oscillation frequency (f 0 ), normalized to one-half the locking range, f lock . The phase variation predicted by theory is sinusoidal [5] , and sinusoidal variation between ±90°is seen in Fig. 26 .5.3, demonstrating injection locking.
This design is implemented in 90nm bulk CMOS on a 1.5Ω-cm substrate [4] . All on-chip magnetic components are realized in 1.3μm thick-aluminum top metal. Total power consumption (including output buffers) is 23.8mW; 9.6mW is dissipated by the core and the two buffers require 14.2mW, all from a 1V supply. Simulation predicts that the buffer can drive an on-chip mixer with more than 400mV pp swing. Power consumption decreases by 1mW when the tripler is inactive (i.e., no RF input applied). At nominal bias, the measured free-running output frequency for 10 samples from the same batch ranges from 59.7 to 60.6GHz. Figure 26 .5.4 shows the free-running output spectrum, which drives a 50Ω load with a single-ended output of −22dBm (accounting for the 2.5dB cable loss) at 60.6GHz. When injectionlocked, the measured output phase noise is determined by the driving source, as shown in Fig. 26 .5.5 for a 0dBm RF input at 20.2GHz down to the thermal noise floor at about 2MHz frequency offset. The phase noise difference measured between the input source (−100.8dBc/Hz) and the single-sideband output (−91.6dBc/Hz) at 100kHz offset is 9.2±1dB (see Fig. 26 .5.5), which is close to the theoretical 9.5dB. Similar results are observed from 30kHz to 1MHz offset within the locking range of the tripler, as its output tracks the injection source. The tripler locks from 56.5 to 64.5GHz (see Fig. 26 .5.6) for 0dBm RF input power (the single-ended RF signal drives an external passive balun to generate the differential signals, which are used for injection locking). This range covers the 60GHz unlicensed band proposed for communication applications. These results demonstrate the feasibility of frequency multiplication in CMOS for mm-wave frequency synthesis, which eases the design of a lower frequency driving source PLL with the desired phase noise performance. Theory and Tech., vol. 40, no. 5, pp. 895-902, May 1992. Please click on paper title to view Visual Supplement.
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